

EE 673, Power Electronics and Power System Laboratory Indian Institute of Technology, Bombay Experiment: Double Pulse Test of GaN MOSFET Handout - Activity

#### Date-

**Duration: 3 hours** 

## LTspice: (1.5 hours)

Activity 01: Import the SPICE model for the transistor with part number GS66508B into LTSpice and create a schematic for a **double pulse test** circuit using this switch. Ensure the schematic includes the following parasitic elements:

- Parasitic inductance at the DC bus.
- Parasitic inductances at the drain, source, and gate terminals of the MOSFETs.

Activity 02: Configure the proper gate drive pulses for the double pulse test circuit created in Activity 01 using piece wise linear voltage source.

Activity 03: Run the circuit and explain the following to your TA

- Slope change and ringing in drain to source voltage of the device under test (DUT) during turn-on and turn-off transitions
- Plateau in the gate to source (Kelvin source) voltage of the DUT.
- Overshoot and ringing in the drain current of the DUT during turn on transition.

Activity 04- Introduce a decoupling capacitor across the DC- link and explain its effect on the switching characteristics of the DUT.

Activity 05 - Calculate the following using waveforms obtained: ton, toff, Eon, Eoff

Activity 06- Now Connect the gate driver between the gate (G) and source (S) pins instead of the gate (G) and Kelvin source (SS) pin of the DUT. Observe and explain the changes in the gate-to-source voltage, as well as the effects on  $t_{on}$ ,  $t_{off}$ ,  $E_{on}$ ,  $E_{off}$ .

Activity 07- Run the circuit for four different values of gate resistance. Explain how gate resistance affects the switching characteristics of the DUT to your TA.

### Hardware: (1.5 hours)

Activity 01: Check the pulses obtained from the microcontroller using the DSO and ensure they match the expected output.

Activity 02: Verify the gate pulses of the DUT without powering the DC bus.

Activity 03: Turn on the DC-link voltage and run the microcontroller code to perform the double pulse test.

Activity 04: Examine the alignment of switching waveforms. If misaligned, perform de-skewing using the DSO and repeat the test to confirm alignment.

Activity 05: Observe the switching waveforms:  $v_{DS}$ ,  $v_{GS}$ ,  $i_D$  and explain their behaviour to your TA.

Activity 06: Measure the switching times  $(t_{on}, t_{off})$  from the obtained waveforms using the DSO.

## Activity 07:

- Use the math function of the DSO to calculate the instantaneous switching power loss  $(p_s)$  waveform.
- Determine  $E_{on}$ ,  $E_{off}$  from the instantaneous power loss waveform.
- Capture and save the waveforms  $(v_{DS}, v_{GS}, i_D, p_s)$  as snapshots.

Activity 08: Replace the gate resistance with a different value and repeat Activity 01 to Activity 07 for comparative analysis.

# Post-lab Activity:

- Compare the time measurements (ton, toff) and energy loss measurements (Eon, Eoff) obtained from two methods:
  - LTspice simulation
  - Hardware results

For a specific gate resistance value, explain the differences and their possible causes.